Design Verification Engineer
Apple
Saint Albans
1d ago

Key Qualifications

  • Expertise with verification languages such as SystemVerilog, Specman or Vera and verification methodologies such as UVM / OVM is a plus.
  • Experience of working in complex ASIC or SOC designs
  • Expertise with HDL simulators and waveform viewers
  • Experience defining coverage space, writing coverage model, analyzing results
  • Experience working under strict schedule deadlines with the ability to handle multiple priorities
  • Graphics architecture and programming (OpenGL / OpenCL) highly desired. Strong knowledge of computer architecture, general purpose microprocessor and memory sub-system micro-architecture in lieu of graphics experience.
  • Experience with scripting languages like Python, Go, Perl or Ruby a plus
  • Excellent communication skills and ability to collaborate
  • Description

    Use SystemVerilog, UVM and C++ with industry leading simulation tools and methodologies to verify complex GPU designs.Develop verification plans in coordination with design leads and architectsCreate and maintain verification test bench components and environmentsGenerate directed and directed random testsRun simulations and debug design and environment issuesBuild functional coverage points, analyze coverage, and improve test environment to target coverage holesBuild automated verification flows for block verificationWork with other block and core level engineers to ensure seamless verification flow

    Education & Experience

    BS / MS CE or EE

    Report this job
    checkmark

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    Apply
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Continue
    Application form